We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

ASIC Digital Design, Staff Engineer

Synopsys
United States, California, Mountain View
700 East Middlefield Road (Show on map)
April 17, 2024

ASIC Firmware Design Engineer, Staff

48925BR

USA - USA

Job Description and Requirements

Our Silicon Design & Verification business is all about building high-performance silicon chips-faster. We're the world's leading provider of solutions for designing and verifying advanced silicon chips. We design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance-eliminating months off their project schedules.

At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we're powering it all with the world's most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

ASIC Firmware Design Engineer, Staff

Our DDR PHY IP team is hiring a Digital ASIC Firmware Design engineer specializing in software, firmware, and build flow for its configuration software called PHYINIT. In this role you will be responsible for developing software/firmware to configure/run our DDR PHY.


Responsibilities:
- Developing configuration software for DDRPHY
- Developing runtime firmware for DDRPHY
- Working closely with design and verification team to enable new features for DDRPHY
- Analyzing and debugging for bring-up of DDRPHY


Qualifications:
- BSEE in EE with 5+ years of relevant experience
- Experience in ASIC flow (design, verification, configuration)
- C programming
- Solid background in data structures
- Scripting (e.g., Python or Perl)
- Debugging skills
- Demonstrates good communication and problem-solving skills
- Understanding of high-speed interface protocols is a plus

The base salary range across the U.S. for this role is between $106,000-$158,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request.

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

Job Category

Engineering

Country

United States

Job Subcategory

ASIC Digital Design

Hire Type

Employee

Base Salary Range

$106,000-$158,000

Applied = 0

(web-5bb4b78774-4gtpl)